

**WHAT IS CLAIMED IS:**

1. An ATM header conversion circuit comprising:
    - 2 entry data storage means for storing, as entry data, first and
    - 3 second ATM header data paired at each of a plurality of addresses;
    - 4 partial collation means for partially collating inputted header
    - 5 data with one of said first and second ATM header data stored in
    - 6 said entry data storage means for each address on the basis of a
    - 7 designation signal representative of a collation position of said ATM
    - 8 header data being converted, and for outputting a collation result for
    - 9 each address;
    - 10 address extraction means for extracting, on the basis of the
    - 11 collation result for each address, an address in said entry data
    - 12 storage means at which the collation result shows coincidence; and
    - 13 header outputting means for outputting, as converted ATM
    - 14 header data, the other of said first and second ATM header data at
    - 15 said address extracted by said address extraction means, from said
    - 16 entry data storage means.
  2. The ATM header conversion circuit according to claim 1,  
wherein said designation signal representative of the collation  
position of one of said first and second ATM header data is generated  
in units of bits, and said partial collation means collates said  
inputted header data with one of said first and second ATM header  
data in units of bits.
  3. The ATM header conversion circuit according to claim 1,  
wherein said designation signal representative of the collation  
position of one of said first and second ATM header data is generated  
in unit of word, and said partial collation means collates the

5        inputted header data with one of said first and second ATM header  
6        data in unit of word.

1        4.      The ATM header conversion circuit according to claim 1,  
2        further comprising entry data partial-readout means for partially  
3        reading out, in the form of one word, one of said first or second ATM  
4        header data stored in said entry data storage means on the basis of a  
5        designation signal generated in the form of word and a specified  
6        readout address in said entry data storage means.

1        5.      The ATM header conversion circuit according to claim 1,  
2        further comprising entry data partial-write means for partially  
3        writing, in the form of one word, one of first and second ATM header  
4        data in said entry data storage means on the basis of a designation  
5        signal generated in unit of word and a write address in said entry  
6        data storage means.

1        6.      The ATM header conversion circuit according to claim 3,  
2        wherein the number of words each to be used for said designation  
3        signal is made variable.

1        7.      The ATM header conversion circuit according to claim 3,  
2        wherein the number of bits to be allocated to one word is made  
3        variable.

1        8.      The ATM header conversion circuit according to claim 3,  
2        wherein the number of words each to be used for the designation  
3        signal and the number of bits to be allocated to one word are made  
4        variable.

1       9.     The ATM header conversion circuit according to claim 1,  
2     wherein said header outputting means is made to output, in  
3     addition to said converted ATM header data, a corresponding  
4     address in said entry data storage means.

1       10.    An ATM header conversion circuit comprising:  
2              entry data storage means for storing ATM header data, which  
3     remain unchanged before and after conversion, as entry data in a  
4     state associated with first and second addresses paired;  
5              full collation means for fully collating inputted header data  
6     with said ATM header data, stored in said entry data storage means,  
7     at each of said pairs of first and second addresses to output a  
8     collation result at each of said pairs of first and second addresses;  
9              address extraction means for extracting, on the basis of said  
10    collation result at each of said pairs of first and second addresses,  
11    said first and second addresses in said entry data storage means at  
12    which said collation result shows coincidence;  
13              converted ATM header storage means for previously storing  
14    said ATM header data after conversion in a state associated with  
15    said first and second addresses in said entry data storage means;  
16    and  
17              readout means for selecting one of said first and second  
18    addresses extracted in said address extraction means on the basis of  
19    a direction of the ATM header conversion to read out said ATM  
20    header data at the selected address from said converted ATM header  
21    storage means.

- 1       11. The ATM header conversion circuit according to claim 10,  
2       wherein said ATM header conversion direction is designated  
3       according to a network through which header data is inputted to  
4       said full collation means.
- 1       12. The ATM header conversion circuit according to claim 1,  
2       further comprising a connection whose one side has a plurality of  
3       divided ports so that addresses in said entry data storage means  
4       correspond to the numbers of said ports, respectively.
- 1       13. The ATM header conversion circuit according to claim 10,  
2       further comprising a connection whose one side has a plurality of  
3       divided ports so that addresses in said entry data storage means  
4       correspond to the numbers of said ports, respectively.
- 1       14. The ATM header conversion circuit according to claim 1,  
2       further comprising a connection whose one side has a plurality of  
3       divided ports, and addresses in said entry data storage means  
4       include the numbers of said ports, respectively.
- 1       15. The ATM header conversion circuit according to claim 10,  
2       further comprising a connection whose one side has a plurality of  
3       divided ports, and addresses in said entry data storage means  
4       include the numbers of said ports, respectively.
- 1       16. The ATM header conversion circuit according to claim 14,  
2       wherein header data inputted through one non-divided side of said  
3       connection is collated on the basis of said designation signal  
4       representative of the collation position of said ATM header data

2025MA00409202

5 being converted, and said ATM header data converted is outputted  
6 to one of said plurality of divided ports of the other side of said  
7 connection on the basis of said port number included in said  
8 address.

1 17. The ATM header conversion circuit according to claim 14,  
2 wherein said port numbers are added to said ATM header data on  
3 the divided side of said connection and stored in said entry data  
4 storage means, and said ATM header data and said port numbers  
5 are partially collated on the basis of said designation signal  
6 representative of the collation position of said ATM header data  
7 being converted.

1 18. The ATM header conversion circuit according to claim 14,  
2 wherein said port numbers are added to said ATM header data on  
3 the divided side of said connection and stored in said entry data  
4 storage means while said ATM header data on the non-divided side  
5 of said connection is stored intact, and in a case in which said ATM  
6 header data is inputted through the divided side of said connection,  
7 said ATM header data, together with said port number, is partially  
8 collated on the basis of said designation signal representative of the  
9 collation position of said ATM header data being converted, while in  
10 a case in which said ATM header data is inputted through the non-  
11 divided side of said connection, only said ATM header data  
12 undergoes partial collation.

1 19. The ATM header conversion circuit according to claim 1,  
2 wherein connection information is added to said entry data and  
3 stored in said entry data storage means.

- 1       20. The ATM header conversion circuit according to claim 19,  
2       wherein said connection information, together with the converted  
3       header data corresponding to said inputted header data, is  
4       outputted on the basis of said designation signal representative of  
5       the collation position of said ATM header data being converted.
- 1       21. The ATM header conversion circuit according to claim 1,  
2       wherein, of said ATM header data stored in said entry data storage  
3       means, a VPI/VCI inhibited as input in a system is set as an initial  
4       value.
- 1       22. The ATM header conversion circuit according to claim 10,  
2       wherein, of said ATM header data stored in said entry data storage  
3       means, a VPI/VCI inhibited as input in a system is set as an initial  
4       value.
- 1       23. The ATM header conversion circuit according to claim 1,  
2       wherein, of said ATM header data stored in said entry data storage  
3       means, a VPI/VCI which is not required to be registered is set as an  
4       initial value.
- 1       24. The ATM header conversion circuit according to claim 10,  
2       wherein, of said ATM header data stored in said entry data storage  
3       means, a VPI/VCI which is not required to be registered is set as an  
4       initial value.
- 1       25. The ATM header conversion circuit according to claim 1,  
2       further comprising:

20250406 00000000

3 first multiple-coincidence counting means placed in an odd-  
4 number position for counting the coincidences with a plurality of  
5 entry data on the basis of a collation result on each entry data stored  
6 in said entry data storage means and the last multiple-coincidence  
7 information on said entry data and further for communicating a  
8 count result to the next multiple-coincidence counting means; and

9 second multiple-coincidence counting means placed in an  
10 even-number position for detecting the coincidences with a plurality  
11 of entry data on the basis of a collation result on each entry data  
12 stored in said entry data storage means, the last multiple-  
13 coincidence information and the last-but-one multiple-coincidence  
14 information, and further for communicating a detection result to the  
15 next multiple-coincidence counting means and the next-but-one  
16 multiple-coincidence counting means.

1       26. The ATM header conversion circuit according to claim 10,  
2       further comprising:

first multiple-coincidence counting means placed in an odd-number position for counting the coincidences with a plurality of entry data on the basis of a collation result on each entry data stored in said entry data storage means and the last multiple-coincidence information on said entry data and further for communicating a count result to the next multiple-coincidence counting means; and

9 second multiple-coincidence counting means placed in an  
10 even-number position for detecting the coincidences with a plurality  
11 of entry data on the basis of a collation result on each entry data  
12 stored in said entry data storage means, the last multiple-  
13 coincidence information and the last-but-one multiple-coincidence  
14 information, and further for communicating a detection result to the

15 next multiple-coincidence counting means and the next-but-one  
16 multiple-coincidence counting means.

1 27. The ATM header conversion circuit according to claim 1,  
2 further comprising:

3 first multiple-coincidence counting means placed in other  
4 than position in multiples of a natural number N for detecting the  
5 coincidences with a plurality of entry data on the basis of a collation  
6 result on each entry data stored in said entry data storage means  
7 and the last multiple-coincidence information on said entry data  
8 and further for communicating a detection result to the next  
9 multiple-coincidence counting means; and

10 second multiple-coincidence counting means placed in a  
11 multiple-of-N position for detecting the coincidences with a plurality  
12 of entry data on the basis of a collation result on each entry data  
13 stored in said entry data storage means, the last multiple-  
14 coincidence information and the last-but-N-1 multiple-coincidence  
15 information, and further for communicating a detection result to the  
16 next multiple-coincidence counting means and the next-but-N-1  
17 multiple-coincidence counting means.

1 28. The ATM header conversion circuit according to claim 10,  
2 further comprising:

3 first multiple-coincidence counting means placed in other  
4 than position in multiples of a natural number N for detecting the  
5 coincidences with a plurality of entry data on the basis of a collation  
6 result on each entry data stored in said entry data storage means  
7 and the last multiple-coincidence information on said entry data

8 and further for communicating a detection result to the next  
9 multiple-coincidence counting means; and

10 second multiple-coincidence counting means placed in a  
11 multiple-of-N position for detecting the coincidences with a plurality  
12 of entry data on the basis of a collation result on each entry data  
13 stored in said entry data storage means, the last multiple-  
14 coincidence information and the last-but-N-1 multiple-coincidence  
15 information, and further for communicating a detection result to the  
16 next multiple-coincidence counting means and the next-but-N-1  
17 multiple-coincidence counting means.

1 29. The ATM header conversion circuit according to claim 1,  
2 further comprising:

3 first multiple-coincidence counting means placed in other  
4 than position in the Mth power of 2 (M represents a natural number)  
5 for detecting the coincidences with a plurality of entry data on the  
6 basis of a collation result on each entry data stored in said entry  
7 data storage means and the last multiple-coincidence information  
8 on said entry data and further for communicating a detection result  
9 to the next multiple-coincidence counting means; and

10 second multiple-coincidence counting means placed in a  
11 position in the Mth power of 2 for detecting the coincidences with a  
12 plurality of entry data on the basis of a collation result on each entry  
13 data stored in said entry data storage means, the last multiple-  
14 coincidence information and the last-but- $2^T-1$  ( $T$  represents all  
15 natural numbers below M) multiple-coincidence information, and  
16 further for communicating a detection result to the next multiple-  
17 coincidence counting means and the next-but- $2^T-1$  multiple-  
18 coincidence counting means.

1       30. The ATM header conversion circuit according to claim 10,  
2 further comprising:

3              first multiple-coincidence counting means placed in other  
4 than position in the Mth power of 2 (M represents a natural number)  
5 for detecting the coincidences with a plurality of entry data on the  
6 basis of a collation result on each entry data stored in said entry  
7 data storage means and the last multiple-coincidence information  
8 on said entry data and further for communicating a detection result  
9 to the next multiple-coincidence counting means; and

10             second multiple-coincidence counting means placed in a  
11 position in the Mth power of 2 for detecting the coincidences with a  
12 plurality of entry data on the basis of a collation result on each entry  
13 data stored in said entry data storage means, the last multiple-  
14 coincidence information and the last-but- $2^T-1$  (T represents all  
15 natural numbers below M) multiple-coincidence information, and  
16 further for communicating a detection result to the next multiple-  
17 coincidence counting means and the next-but- $2^T-1$  multiple-  
18 coincidence counting means.

1       31. The ATM header conversion circuit according to claim 1,  
2 further comprising:

3              first multiple-coincidence counting means placed in other  
4 than position in the Mth power of N (M, N represent a natural  
5 number) for detecting the coincidences with a plurality of entry data  
6 on the basis of a collation result on each entry data stored in said  
7 entry data storage means and the last multiple-coincidence  
8 information on said entry data and further for communicating a

9 detection result to the next multiple-coincidence counting means;  
10 and

11 second multiple-coincidence counting means placed in a  
12 position in the  $M^{\text{th}}$  power of  $N$  for detecting the coincidences with a  
13 plurality of entry data on the basis of a collation result on each entry  
14 data stored in the entry data storage means, the last multiple-  
15 coincidence information and the last-but- $N^T-1$  ( $T$  represents all  
16 natural numbers below  $M$ ) multiple-coincidence information, and  
17 further for communicating a detection result to the next multiple-  
18 coincidence counting means and the next-but- $N^T-1$  multiple-  
19 coincidence counting means.

1 32. The ATM header conversion circuit according to claim 10,  
2 further comprising:

3 first multiple-coincidence counting means placed in other  
4 than position in the  $M^{\text{th}}$  power of  $N$  ( $M, N$  represent a natural  
5 number) for detecting the coincidences with a plurality of entry data  
6 on the basis of a collation result on each entry data stored in said  
7 entry data storage means and the last multiple-coincidence  
8 information on said entry data and further for communicating a  
9 detection result to the next multiple-coincidence counting means;  
10 and

11 second multiple-coincidence counting means placed in a  
12 position in the  $M^{\text{th}}$  power of  $N$  for detecting the coincidences with a  
13 plurality of entry data on the basis of a collation result on each entry  
14 data stored in the entry data storage means, the last multiple-  
15 coincidence information and the last-but- $N^T-1$  ( $T$  represents all  
16 natural numbers below  $M$ ) multiple-coincidence information, and  
17 further for communicating a detection result to the next multiple-

18 coincidence counting means and the next-but- $N^T-1$  multiple-  
19 coincidence counting means.

1 33. An ATM header conversion method for an optical subscriber  
2 transmission system, comprising the steps of:

3 storing, as entry data, first and second ATM header data  
4 paired at each of a plurality of addresses;

5 partially collating inputted header data with one of said first  
6 and second ATM header data stored by said storing step for each  
7 address on the basis of a designation signal representative of a  
8 collation position of said ATM header data being converted;

9 outputting a collation result for each address;

10 extracting, on the basis of the collation result for each address,  
11 an address, stored by said storing step, at which the collation result  
12 shows coincidence; and

13 outputting, as converted ATM header data, the other of said  
14 first and second ATM header data at said address extracted by said  
15 extracting step.

1 34. An ATM header conversion method for an optical subscriber  
2 transmission system, comprising the steps of :

3 storing ATM header data, which remain unchanged before  
4 and after conversion, as entry data in a state associated with first  
5 and second addresses paired;

6 fully collating inputted header data with said ATM header data,  
7 stored by said storing step, at each of said pairs of first and second  
8 addresses to output a collation result at each of said pairs of first  
9 and second addresses;

10           extracting, on the basis of said collation result at each of said  
11 pairs of first and second addresses, said first and second addresses  
12 storied by said storing step at which said collation result shows  
13 coincidence;

14           storing in advance, in a converted ATM header storage  
15 means, said ATM header data after conversion in a state associated  
16 with said first and second addresses stored by said storing step; and

17           selecting one of said first and second addresses extracted by  
18 said extracting step on the basis of a direction of the ATM header  
19 conversion to read out said ATM header data at the selected address  
20 from said converted ATM header storage means.

1       35. An ATM header conversion method, comprising the steps of:  
2           storing first and second ATM header data in a state paired  
3 with respect to each of a plurality of addresses;

4           collating inputted header data with one of the stored first and  
5 second ATM header data at each address on the basis of a collation  
6 position of said ATM header data being converted

7           selecting the other of said first and second ATM header data at  
8 an address where a collation result shows coincidence as converted  
9 ATM header data.